Schematic of silicon nanowire (5887830244)
Summary
In this schematic image, a silicon nanowire is shown surrounded by a stack of thin layers of material called dielectrics, which store electrical charge. NIST scientists determined the best arrangement for this dielectric stack for the optimal construction of silicon nanowire-based memory devices.
See also www.nist.gov/pml/semiconductor/nanowire-052411.cfm.
Credit: Zhu, GMU
Disclaimer:
Any mention of commercial products within NIST web pages is for information only; it does not imply recommendation or endorsement by NIST.
Use of NIST Information:
These World Wide Web pages are provided as a public service by the National Institute of Standards and Technology (NIST). With the exception of material marked as copyrighted, information presented on these pages is considered public information and may be distributed or copied. Use of appropriate byline/photo/image credits is requested.
Nothing Found.